More cache implementation
- Fix issues with write combining: a lot of logic was still assuming it couldn't
combine if there was an entry queued.
- Plumb synchronized signal into l1_miss_queue and avoid read combining synchronized
requests.