Add 32 bit instruction(data processing register)
LSL LSR ASR ROR(register)
SXTAH SXTH UXTAH UXTH SXTAB16 SXTB16 UXTAB16 UXTB16 SXTAB SXTB UXTAB UXTB