Simulated Wishbone Bus Signals control Microchip SPI RAM model