Sigle cycle MIPS architecture using VHDL