Change to unidirectional bus b/c Xilinx FPGA does not have tri-state mode on internal pins. Initial simulation works kind of but looks weird. Implementon board ation works.