bugs
Merge branch 'master' of https://github.com/lukasgemar/verilog-code
fixes for sra, 0 errors on testbench