Verilog

Hi!

Please do not pull this in yet, I'm just looking for code review and feedback from you.

Thanks,
Vitor