Verilog source for a controller for the Nexys3 using the asynchronous cellular RAM