VHDL pipelining - first attempts - 7 stages identified:
pre_DerivedVariable_Equations, exponential_DerivedVariable_Calculations,
DerivedVariable_Equations, pre_Dynamics_Equations,
exponential_Dynamics_Calculations, Dynamics_Equations, Model_Equations

HH Model version 1, simulating but results still inconsistent with LEMS
reference results