remove the tuples in quarter_round to appease the Verilog converter