Completed remaining functions
Implemented another bus cycle

Cycle for "write instruction": set instruction signals, wait for signals to be stable, set enable flag,
clear enable flag (clear all bits)