This project was in Verilog. The main was to generate combination of number digits in hexadecimal using seven segments on BASYS 2 FPGA Board.