An assortment of Verilog bits that I enjoy using. No solutions of any kind can be found here.