Add simulation of gate-level DLX