Added new version of DRT
Updated documentation and implementation of DRT
Added support for a simulation FPGA image
Added retrieving the board ID from DRT
Removed extra white spaces
Adding a bus property view