Framework for Verilog HDL development.