Added Scripts and HDL_nodes to generate FPGA image for the Dyplo example app