SNU Logic Design Lab 2014 Spring Final Project. Implementation of a digital piano with VHDL using Xilinx CPLD XC9500XL