Thread FIFO was not a power of two.
Logic does handle non-power-of-two sizes
Switch sync_fifo to use Altera MegaFunction and simplify simulation-only RTL
Merge branch 'master' into fpga_bringup_debug