Simple UART receiving core for FPGAs