Add timing constraint to 50MHz clock net
Changed initiatingDevice to a register b/c synthesis was inferring latch. TB looks OK.