Conversion of And, Or to VHDL completed. Tests to be added.