Cycle-steal/Transparent DMA controller written in Verilog. Understands the 65xx family's bus timing. Implemented as a simulation for this project- synthesis is left to the user.