Figured out the correct write pipeline offsets, I think.

Mapped offset tables to consecutive H Mem locations.
Need to refactor Addressing to support D address A and B I/O ports.
D address translation must stay at 12 bits to support later indirection.