hdl/modules/wb_un_cross/*: add clock swap enable to deswithing logic

Without reseting the deswithing generation logic
we have a bug in that, sometimes, the flag signal,
that is ultimately the one responsible for changing
the channels, would be in a high state after disabling
the switching clock. That would change by 180 degrees
the phase between the switching and deswitching clock