6502_Verilog_Design