Memory Long Latency added output register.

The output register changes after three cycles
in which the input address is maintained.