fhdl/verilog: escape reserved verilog names