Removed unfinished load interlock logic from CPU.
Load interlocks will be unconditional for the foreseeable future.
Modified the basic, "bare cpu" test bench:
Simulated data and code buses now behave as per the specs.
Code block accessible from data bus for easier SW access to constants.
Object code packages updated with opcode tester stuff.