VHDL implementation of SAP-1 (for Altera DE1)