Python scripts, Verilog design and testbench, and output file of testcases to sample design