A 32bit 5 stage pipelined RISC core with forwarding and hazard handling.