Lab manual
Implemented add,addc,sub,abs in vhdl. Yet to be tested.