VHDL implementation of 32-bit pipelined adder.