sim: tb: ltc_basic: eval() before the clock once, too
rtl: ltc: parenthesize is_read and is_write expressions appropriately