A series of lab exercises designed by Altera for their DE2 FPGA. Lab exercises were completed in Verilog.