pushed a verilog style test bench