Update mem controller and tb for new bus interface. testbench looks OK for both read and write. Not yet tested on FPGA.