Developed a simulator for pipelined processor, which is capable of loading a specified MIPS binary file and generating cycle-by-cycle simulation of binary code. The project achieved dynamic scheduling by implementing Scoreboarding algorithm.