FPGA style and wiring io