Reduce FPGA holdtime for prox to 100 ms