The implementation of Asynchronous and Synchronous FIFO verilog Code and Test Bench