Two level design of cache system where CPU requests for address from first level of cache. If first level cache is a miss, the request is checked in Victim cache augmented with level one cache. If victim cache is also a miss, the request is forwarded to second level cache. If thats also a miss, the request is forwarded to RAM