Finished VHDL, perfected clock time.