Abstract phase logic into step synchronization