Register the pll_select net

Adding one cycle of delay to that net so that the PLL clock mux buffer
can run in the glitchless mode.