Add Verilog and SystemVerilog support for the // case

I saw that VHDL is supported but not Verilog or SystemVerilog, so I added support using the // comment marker only.