Verilog lab 2