A parameterized CRC verilog module generator in python