SIMD test harness builds. Not testbenched yet.

This version keeps Empty/Full bits in SIMD lane.
1 SIMD lane, 1 cycle delay (hardcoded in SIMD.v)
Fmax: 454/479/492