Fix Verilog syntax.