Processor core and associated structures in Verilog/SystemVerilog