[verilog] counter and display
[verilog] testbench with adder