This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA