try synthesising using my VHDL simple dual-port RAM implementations
instead of Xilinx coregen ones.
adjust chargen x start to be relative to left of screen, not frame.